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I. INTRODUCTION
The overall goal of the present work is to achieve a mor n
 complete
Lnderstanding of the MI a I 1 S memory device. Such an understanding should yield
a thorough knowledge of all the participating conduction mechanisms to the
point of device predictability. Five conduction mechanisms are probable in
this structure (two bulk and three interface mechanisms). With a thorough
knowledge of the various conduction laws, the chemical constituents can be
modified for optimum performance characteristics. The effects of external
stimulants such as heat and light will also be studied as to their perturbations
on the conduction properties and, hence, the charge storage characteristics.
This first report discusses the results obtained on silicon wafers
that were subjected to high temperature surface treatments prior to the
deposition of silicon nitride and the effect of light on the charge storage
properties of the silicon nitride memory capacitor.
The surface treatments consisted of exposing silicon surfaces to
hydrogen and ammonia ambients at 1250 0C-prior to the deposition of silicon
nitride. The deposition was performed in hydrogen at 900 0C. This approach
i)	 resulted in a different surface and revealed some interesting features on
interface conduction mechanisms.
The effect of light on the charge storage pro perties of a memory
capacitor was studied and shown to be related to a space charge layer in the
silicon adjacent to tha insulator. With a relatively intense light directed
on the surface of the device this space charge layer can be practically
eliminated.
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II. EFFECT OF SILICON SURFACE TREATMENTS ON THE CHARGE STORAGE CHARACTERISTICS
A. Introduction
A series of silicon wafers were subjected to various high temperature
surface treatments prior to the pyrolytic deposition of silicon nitride. These
treatments consisted of exposing the surfaces of silicon wafers to a hydrogen
ambient and to various concentrations of ammonia in hydrogen at 1250 0C for
30 minutes. The nitride deposition was then performed In hydrogen after re-
ducing the temperature to 9000C.
The reason for these high temperature treatments was to attempt to
obtain an oxide-free silicon surface. In the present form of the memory device,
two physically distinct insulators in series with silicon have been utilized for
the establishment of a layer of charge. This layer would exist at the interface
between the two insulators. When no special attempt is made to remove the
silic	 surface oxide prior to the deposition of silicon nitride, the result-
ing insulator structure would consist of a thin layer of silicon oxide (30 to
50 angstroms) followed by a predetermined thickness of silicon nitride. This
is then referred to as an MI 2 I 1 S structure. If the two layers have different
conduction characteristics, charge will accumulate at their interface which
can be expressed by
a • 
C I E 1 - E2E2
	 (1)
In an actual two layer structure there are a maximum of five con-
duction laws to consider. Three of these are due to interface conduction
mechanisms and two are due to bulk conduction mechanisms. The interfaces exist
between the silicon and the first insulator, the first and second insulator,
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and the second insulator and the metal. Thr bulk regions are those of the two
insulators. A representation of this is shown in Fig. 1. Note that the arrows
representing the direction of the current across each interface have different
magnitudes. This is done to account for the possibility of directional electronic
energy barrier differences. An analog to this would be the rectification
property inherent in a Schottky barrier diode or a semiconductor junction diode.
If the bulk conduction mechanisms are dominant then the charge storage
can be determined from a knowledge of only the insulator conduction laws. How-
ever, if this is not the case, and one or me re of the interface conduction
mechanisms are dominant., then both the bulk conduction laws and the dominant
interf---- conduction laws must be considered in a char(Ae storage analysis.
When one of the insulator layers has been successfully removed then
the conduction representation shown in Fir,, 2 is applicable. It. is noted that
there are now only three possible conduction mechanisms. If there are no
significant interface energy barriers then this device should not be capable_
of storing charge. In fact, this structure is very useful for isolating the
insulator-silicon interface ;
 since any charge stored in the insulator near the
metal-insulator interface has almost no effect on the flatband voltage, which
is the parameter used to indicate the existence of charge storage. Its effect
would be that of a ncn-linear resistor. The analysis presented in Section 3
shows that this non-linear resistance is relatively small such as to be
analytically negligible,
B. Experimental Results
From the various "oxide-fr W silicon-silicon nitride wafers formed
by the processes described above, capacitors were constructed for transient and
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FIG. 1 Representation of conduction mechanisms in MI 2I 1S memory device.
1 2	SiVI
FIG. 2 Representation of conduction mechanisms in MI 2S memory device.
static measurements. Initial pulse measurements on these capacitors indicated
that a large amount of charge was being stored in the insulator structure. With
the aid of an analog computer it was ascertained that the location of the charge
center varied between 20 and 50 angstroms. When these results are compares
to those obtained from wafers that were not surface treated prior to the
deposition of silicon nitride, it is apparent that the charge center is appre-
ciably closer to the silicon surface. For untreated wafers the center of charge
was between 50 and 100 angstroms away from the surface of the silicon and did
not shift appreciably with variations in the magnitude of the charging pulse.
As the pulse amplitude was increased on the capacitors formed from treated
wafers, the center of charge increased in distance from the silicon surface.
The results of the analog computer solution for the center of charge on two
devices are shown in Table I. One of these devices had an in situ oxide while
the other presumably did not. The m ,.lse sequence is one that has been described
in an earlier report. It consists of a negative reset pulse followed by a
positive truncated ramp. During the application of the ramp the analog com-
puter generates a function that is proportional to the location of the center
i
of charge. By varying the magnitude of the truncated ramp ;
 the amount of
charge being trans''erred is chan g ed. For the case of an in situ oxide layer,
a physically distinct insulator-insulator interface exists where charge may
accumulate. When this layer has been removed, any charge storage in the re-
maining insulator must occur in electronic trapping centers. Since there is
a finite density of such centers,as more charge is being introduced into the
traps, it must occupy a greater volume of the insulator. Therefore ; the charge
center will move away from the silicon. This is evidenced in the experimental
results.
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TABLE 1
PULSE
CHARGE
CEvrER
(-80)(+30) 520,
(-80)(+.10)' 50r
(-80)(+50
o
51
PULSE
CHARGE
C-EN'rF.R
(-80)(+:10) 191'
(-80)(+45)
0
23A
(-80)(+50) 37`.
(a)	 (b)
ANALOG COMPLIER SOLL710N FOR CENTER OF CHARGE
(a) Device with insitu oxide.
(b) Device with high temperature surface treatment.
From these initial observations it was possible 5 infer that the
surface treatments were having a strong effect on the surface oxide. At
present, however, it is not possible to conclude whether the oxide was com-
pletely emoved, greatly reduced in thickness or possibly converted to another
ch?mical species.
1. Analysis of Conduction Laws
In the present theory of the memory device a necessary condition
for the accumulation of charge in the insulator it the existence of two
different conduction laws. Therefore, by using Eq. (1), the static I vs E2
characteristic of the nitride, and the static flatband voltage for corresponding
fields, it is possible to calculate the 1 vs E 1 characteristic of the necessary
silicon-silicon nitride interface conduction curve.
The calculation of the 1 vs E j
 conduction characteristic begins by
first establishing the I vs E2 characteristic for the silicon nitride. This
is obtained through the use of Ohm's Law.
V = El x l r Ea x,	 :2)
Since xl << x2 , then it is possible to approximate Eq. (2) as
V x E2 x,	 (3)
Therefore, for each static voltage applied across the device structure a
value for E2 may be calculated. The thickness of the silicon nitride layer
deposited on the surface treated wafer presently being considered was 900
angstroms. Table II shows the calculated value of E 2 and the corresponding
static current,
For each static voltage applied the amount of injected -harge was
determined through a measurement of the flatband voltage. This measurement
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was performed rapidly so as to r..inimize a loss of stored charge. The stored
charge, cy , is i fated to 
4FB 
by the equation,
62
- 
x2 AFB
	 (4)
In this calculation the value for the permittivity is that )f silicon nitride,nit
i.e. sa = 6 . 2 x 10_1_ farads, 'meter.
Now, by using Eq. (1), where e, is replaced by s 2 ; since an oxide
interface is assumed not to exist, the calculation of E, is obtained.
62 E - 62 E2	 (1)
E. = E..+ =
	 (^ )
The results of these calculations are shown. in Table II along with the re-
ciprocal of E: . The plots of I vs 2 and I vs E, are shown in Fig. 3.
For comparison, the same calculation :as performed on a device
having an untreated surface. The results of this are shown in Table III and
nlotted in Fig. 5. Since an oxide i s known to exist between the silicon and
the silicon nitride, an oxide dielectric constant was used. The nitride
thickness in this case was 600 angstroms.
Since it has been inferred in previous correspondence that the
transfer of charge between the silicon and the nitride might be taking place
via a Fowler-Nordheim tunnelling mechanism; a plot 	 I vs 1'E might reveal
this. This plot for the treated wafer is shown in Fig. 4, The linearit y of
this plot is exceptional. A simplified Fowler-Nordheim ,xpression is shown in
Eq. (6).
_E r
EI = Ios 0. ; (6)
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FIG. 3 Current vs field characteristics of conduction mechanisms in a memory
device fabricated by pyrolytically depositing silicon nitride on a
surface treated silicon wafer.
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FIG. 4 Current vs reciprocal field for the calculated interface conduction
mechanism in a surface treated memcr y device.
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FIG. 5 Currant vs field characteristics of conduction mechanisms in a memory
device fabricated by pyrolytically depositing silicon nitride on a
silicon wafer having an insitu oxide layer.
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where
E = 42m (Ae )3/2.
a	 3 hq	 c
m* = carrier effective mass
6e  = barrier energy .
Since the effective mass of the carriers is not known, the rest mass of the
electron was used in order to calculate pec from the slope of the line in
Fig. 4. The value derived for pe c is 1.24 eV. This is very close to the
theoretical value of 2 eV for the difference in energy bet;,Teen the conduction
band of silicon nitride and that of silicon. By using an electron effective
mass of 0.24 m  the theoretical value of 2.00 eV for pe c is obtained.
For comparison, a plot of I vs 1/El is shown in Fig. 6 for an
untreated wafer that has an in situ oxide layer. A calculation of the carrier
energy, Le c . for this wafer using the rest mass of an electron yields 1.75 eV.
By using the same effective mass that was used in the previous calculation
(i.e. m* = 0.24 mo ) one obtains a value for pec of 3 eV. This energy is near
the theoretical value for the energy difference between the silicon oxide con-
duction band and that of silicon.
From these results it can be inferred that the basic conductir.n
mechanism is that of tunnelling. For the case of a silicon wafer that has been
heat treated in hydrogen or ammonia prior to the deposition of silicon nitride,
the assumption of an oxide free interface is possible. This assumes that
charges are introduced into the nitride through a surface barrier which can
be described by a Fowler-Nordheim relation. Charge storage occurs because
the bulk conduction in the nitride (following a Poole-Frenkel law) is smaller
than the surface barrier tunnelling described. For the case of an oxide inter-
face, tunnelling occurs through the oxide layer into the silicon nitride.
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FIG. 6 Current vs reciprocal field for the calculated oxide layer conduction
mechanism in a memory device having an insitu oxide layer.
Charge is then stored at the interface between the two ins,!lators.
Additional experiments are'being planned to further substantiate
these results. A more detailed analysis of data obtained via transient
measurements is presently being pursued.
I11. OPTICAL. EFFECTS ON THE CHARGE STORAGE CHARACTERISTICS OF THE MEMORY
CAPACITOR
A. Preliminary Remarks
It had been noticed during the wafer probing of memory capacitors
that a significant enhancement in charge storage occurred when the light from
a microscope lamp was directed onto the surface of the wafer concurrently.
with the application of a negative charging pulse on the gate electrode. There
was no enhancement when a positive charging pulse was applied. This effect
was later observed on all memory structures that were fabricated on n-type
silicon wafers. An initial correlation between this effect and the light
modulatiGn of the semiconductor space charge was postulated.
B. Analysis of Memory Device with Negative Gate Voltage
The current vs negative gate voltage characteristic of a memory
capacitor was recorded both with light and without light directed on the
surface of the device. This is reproduced in Fig. 7. With light on the
device, the generation of electron-hole pairs in the silicon is great enough
to cause a collapse of the space charge layer adjacent to the insulator.
This space charge layer results from the depletion of electrons from the
surface of the silicon when a negative voltage is applied to the gate electrode.
This depletion continues as t;ie bias voltage becomes more negative because the
rate of charge flow through the silicon nitride exceeds the generation-re-
combination (g.r.) rate of carriers in the silicon space charge region. In
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FIG. 7 Current vs negative gate voltage characteristics of a memory
capacitor with and without the presence of light.
order to have an increased current ;
 the number of g.r, centers must increase.
This is achieved by the extension of the space charge region deeper into the
silicon. The net result is a large increase in the voltage dropped across the
Silicon.
Consider the points A and B shown on the curves in Fig. 5. Point. A
is on the curve taken in the absence of light. while Point B is on the curve
taken in the presence of light. When a negative 50 V is applied to the gate
electrode in the absence of light, the actual drop across she insulator is 35 V
and the drop across the space charge layer is 15 V, If this bias is applied
to the sample in the presence of light then the current an- 1
 voltage corres-
ponding to Point C ;vould be achieved. In this case approximately the full 50 V
would be across the insulator, Therefore, a greater charge transfer would occur
trhen the device is pulsed in the presence of light than in the absence of
light, This has been confirmed quantitatively. For a do setting voltage of
-50 V the charge stored in the insulator of a can:!c.itor without light (Point A
in Fig. T) was equal to that stored in the insulator of the same device when.
-35 V was applied with light (Point B in Fig. i)^ A detailed analysis of the
silicon surface space charge will be performed in order to develop a predictable
current-voltage characteristic,
With modifications in the silicon nitride conductivity and the in-
sulator structure this effect can be optimized to form the basic principle of
an image storage device, This investigation will be continued and innovating
features will be reported in future correspondence.
1 V , FUTURE WORK
Although a model has been proposed and investigated for the transfer
of elec'rons from the silicon into the insulator, a model for the reverse
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process still remains to be establishes:. The tunnel barrier will consist of
the trap energy in the silicon nitride for the case of an oxide free interface
and the trap energy plus the oxide-nitride energy barrier for the case "
device possessing an in situ oxide layer. The spatial distribution of triese
charges has been partially explored, but their redistribution with time still
awaits investigation.
Injection effects occurring at the metal-insulator interface will
also be investigated. The approaches to be used will incorporate variations
in electrode materials (hence work functions) and methods by which "ohmic" con-
tacts can be formed.
The silicon nitride growth parameters will be varied and the result-
ing layers investigated to determine any changes in the electronic micro-
structure. Such :hanges as electronic trap energies, trap density and possibly
macroscopic conduction mechanisms will be of partic-+lar interest.
The light sensor effect described in this report will be explored
further as to its utility and possible optimization. The thermal effects on
charge storage will also be investigated.
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